

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L7	0	(microcontroller and pod) and (co\$simulation)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/26 14:04
L8	5	(fpga same microcontroller same lock\$step)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/26 14:04
L9	7	(in adj circuit adj emulator) and (fpga same pod)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/26 14:04
L10	8	(pod and ice and (fpga same interface))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/26 14:04
L11	8	703/28.ccls. and lock\$step	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/26 14:04